(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 15 January 2004 (15.01.2004)

PCT

(10) International Publication Number WO 2004/006016 A2

- (51) International Patent Classification⁷: G03F 1/14, 1/08
- (21) International Application Number:

PCT/IB2003/002939

- (22) International Filing Date: 13 June 2003 (13.06.2003)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0215243.7

2 July 2002 (02.07.2002) GE

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): FRENCH, Ian, D. [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). HEWETT, James [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).


- (74) Agent: SHARROCK, Daniel, J.; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: MASK AND MANUFACTURING METHOD USING MASK



(57) Abstract: A mask 12 includes half-tone layer 16 and light blocking layer 20. The half-tone layer 16 is of silicon rich silicon nitride SiN?x#191:H. x may be in the range 0 to 1, preferably 0.2 to 0.6, so that the optical band gap can be in the range 2.1eV to 2.5eV. It has been discovered that photoresist removal when the mask 12 is used is very dependent on the band gap, and not too dependent on the thickness, so good control of TFT manufacture can be obtained.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

14/519650



/IB2003/002939

DESCRIPTION

5

10

15

20

25

30

MASK AND MANUFACTURING METHOD USING MASK

The invention relates to a method of manufacture suitable for use in the manufacture of thin film device arrays, particularly but not exclusively for use in the production of active matrix liquid crystal displays (AMLCDs) as well as micro-electrical-mechanical systems (MEMS). The invention also relates to a mask used in such a method, the use of the mask and a method of manufacture of the mask.

The reduction of the number of process steps and the simplification of process steps is an important means of reducing the manufacturing cost for devices such as AMLCDs and x-ray image sensors. One approach for reducing the number of steps is to use a single photolithography step to define two levels of photoresist. The photo-mask used in such a process may have three regions. One region is completely clear to allow ultraviolet (UV) to pass through, a second region is solid to prevent UV light passing through, and a third region includes a plurality of slits acting as a diffraction mask allowing a reduced transmission of UV through the third region of the mask. Because these slits spread the UV light passing through the mask by diffraction, a relatively uniform light intensity may be obtained beneath the slits.

There are three main problems associated with the use of diffraction masks. Firstly, mask cost is a function of the minimum feature size. Smaller feature sizes need more time to write the mask and are therefore more expensive. Diffraction masks need much smaller feature sizes than normal masks, for example gaps and lines of the order of $0.4\mu m$ to $1.5\mu m$ instead of $5\mu m$ for normal photolithography of AMLCDs. This makes the masks expensive and difficult to manufacture. Only a very small number of mask manufacturers have the capability of making such small feature sizes on the large masks used for manufacturing AMLCDs.

10

15

20

25

30

/IB2003/002939

Secondly, the uniformity of mask writing is poor for small feature sizes. Since the amount of light reaching the substrate in the diffraction grating area is a strong function of the slit size, a process using such diffraction masks is prone to poor uniformity of photoresist thickness in the areas exposed by the diffraction grid.

Thirdly, the diffraction effect inevitably means that the light intensity profile has sloped edges. The sloped edge of the light intensity profile translates into a sloped edge profile of photoresist. To define the second photoresist pattern the photoresist must be partially etched in an oxygen plasma. The oxygen plasma etch, photoresist spinning and UV exposure are not perfectly uniform for large substrates and this will cause different thicknesses of photoresist to be etched at different positions on the substrate, and this in turn leads to inaccuracies in feature size.

Figure 1 illustrates the effect of this. If the photoresist is partially etched by thickness d_1 the size of the gap is L_1 , but if the etched thickness is d_2 then the gap length will be L_2 . Thus, small variations in thickness can cause significant variations in feature size. This variation is a problem in applications for which feature size control is important, for example when defining the thin film transistor (TFT) channel length of AMLCDs.

Thus, there remains a need for a process for manufacturing AMLCDs and other devices that addresses these inconveniences.

According to the invention, there is provided a mask, comprising: a mask substrate; a half-tone layer of half-tone mask material arranged in a pattern across the mask substrate; and a light-blocking layer of light blocking material arranged in a pattern across the half-tone layer; wherein the half-tone mask material is silicon-rich silicon nitride SiN_x:H with x in the range 0 to 1.

The mask according to the invention uses silicon-rich silicon nitride. The inventors have realised that this material has a property that makes it very useful in the specific application. Specifically, the fraction x of nitrogen in the mask layer can be varied easily by manufacturing the mask layer using plasma deposition and varying the amounts of ammonia (NH₃) and silane (SiH₄), and

WO 2004/006016

5

10

15

20

25

30



/IB2003/002939

so it is possible to vary the optical band gap of the silicon nitride. Tests carried out by the inventors have shown that the optical band gap of mask silicon nitride is a much more important parameter for determining the optical transmission of a layer of silicon nitride than small variations in the thickness of that layer. Thus, it is possible to accurately control the transmission of ultraviolet light through the half-tone layer of silicon-rich silicon nitride by accurately controlling the fraction of nitrogen in the layer.

Further, it is possible to make masks suitable for a variety of different ultraviolet wavelengths. By varying the fraction of nitrogen it is possible to produce half-tone mask material layers suitable for use with UV light sources having a variety of ultraviolet wavelengths, including the i-line at 365nm, the h-line at 405nm and the g-line at 436nm.

Preferably, the silicon-rich silicon nitride layer has a value of x in the range 0.2 to 0.6 and an optical band gap of from 2.1eV to 2.5eV, preferably less than 2.35eV. The silicon-rich silicon nitride layer preferably has a thickness of from 40nm to 100nm.

The invention also relates to the use of the mask described above to pattern a layer of photoresist by passing ultraviolet light through the mask onto the layer of photoresist to define fully removed regions in which the photoresist is fully removed, thick regions having a first thickness and thin regions having a thickness less than the first thickness in the regions exposed through the half-tone regions.

The invention also relates to a method of manufacture of a mask for use with an ultra-violet light source of predetermined wavelength, comprising: providing a mask substrate; depositing a layer of silicon rich silicon nitride SiN_x:H with a nitrogen fraction x in the range 0 to 1 controlled to provide a predetermined band gap for partially absorbing ultra-violet light of the predetermined wavelength, and depositing an ultra-violet blocking layer on the mask substrate.

In another aspect, the invention relates to a method of manufacture of a thin film device including: depositing multiple layers on a substrate; providing a mask having a mask substrate; a half-tone layer of half-tone mask material

10

15

20

25

30

Ċ,

arranged in a pattern across the mask substrate; and a light blocking layer arranged in a pattern across the half-tone layer; wherein the half-tone layer is of silicon-rich silicon nitride SiN_x :H with x in the range 0 to 1; depositing photoresist on the multiple layers on the substrate; passing ultra-violet light through the mask onto the layer of photoresist to pattern the photoresist to define fully removed regions in which the photoresist is fully removed, thick regions having a first thickness and thin regions having a thickness less than the first thickness in the regions exposed through the half-tone regions; carrying out a first processing step on the fully removed regions; thinning the photoresist to remove photoresist in the thin regions but not in the thick regions; and carrying out a second processing step on the thin regions.

For a better understanding of the invention, embodiments will now be described, purely by way of example, with reference to the accompanying drawings in which:

Figure 1 illustrates the variation in feature length due to different plasma etched depths;

Figures 2(a) to 2(e) illustrate stages in the manufacture of a display in a method according to the invention;

Figure 3 shows a top view of a TFT manufactured in accordance with the invention;

Figure 4 shows the optical band gap as a function of nitrogen to silane ratio;

Figure 5 shows the transmission as a function of wavelengths and optical band gap; and

Figure 6 shows the optical transmission through different thicknesses of silicon nitride.

Referring to Figure 2, a method of making TFT arrays will now be described. Referring to Figure 2a, a substrate 2 has a layer of silicon nitride 4, a layer of amorphous silicon 6 and a metal layer 8 deposited upon it. A layer of photoresist 10 is then deposited across the substrate. The methods of

10

15

20

25

30

depositing such layers are standard and well known in the art. The substrate may be of any convenient material, such as glass.

A photo mask 12 is then provided having a UV-transparent mask substrate 14, a patterned layer of silicon-rich silicon nitride half-tone mask material 16 on the substrate and a chromium light blocking layer 18 over part of the silicon nitride half-tone mask material. The photo mask 12 is thus divided into three regions. In light-blocking regions 20 where the chromium light blocking layer 18 is present UV light is substantially all absorbed by the mask. In clear regions 22 where neither the half-tone mask material nor the light blocking chromium layer is present, UV light passes through the mask with little absorption. In half-tone regions 24, only the half-tone mask material and not the chromium light blocking layer are present. In these regions, the transmission of UV light is in the range 20% to 80%.

The layer of silicon-rich silicon nitride 16 has a thickness of 60nm and a band gap of 2.3eV. These parameters may be varied depending on the UV light properties, as will be explained in more detail below.

The photo mask 12 is placed in registration with the substrate and a UV light source 30 having a predetermined wavelength is directed through the photo mask 12 onto the photoresist 10 to pattern the photoresist. After exposure, the photo mask 12 is removed and the photoresist 10 developed to give two different thicknesses of photoresist.

In regions 32 of the photoresist layer 10 that are exposed through the clear regions 22 of the mask, the photoresist 10 is fully removed forming fully removed regions. In regions 30 corresponding and adjacent to the light-blocking regions 20 of the mask, the photoresist remains with a first thickness forming thick regions. In regions 34 of the photoresist layer 10 that are exposed through the half-tone regions 24, the photoresist 10 is processed to have a reduced thickness less than the first thickness forming thin regions 34. In particular, the reduced thickness is preferably 40% to 60% of the first thickness, further preferably approximately 50%. The steps of exposure of the photoresist 10 and development accordingly result in the pattern shown in Figure 2(b).

10

15

20

25

30

The reason that it is possible to process photoresist to have multiple thicknesses is that photoresist contains a photo-active additive that is strongly absorbing for UV light and is a dissolution inhibitor for the bulk of the photoresist polymer layer. Unexposed regions of photoresist can be immersed in photoresist developer for long periods without removing any of the On exposure to UV light, photons are absorbed on the top photoresist. surface of the photoresist. Photo chemical reactions then occur that alter the photo-active additive so that it no longer acts as a dissolution inhibitor. It is also bleached so that UV light can pass through exposed layers deeper into the photoresist layer. The combined action of photo bleaching and destroying the dissolution inhibitor means that UV exposure is a top-down process. If the photoresist is only exposed for a short time so that the complete layer has not be effectively exposed, only the upper parts of the photoresist will be removed in the subsequent development step, leaving a thinner but complete layer of photoresist. Only the layers of photoresist in which there is effectively no longer any dissolution inhibitor will dissolve quickly in the photoresist developer solution.

Thus, by exposing the photoresist 10 through the mask 12 for the correct amount of time and then developing the fully removed regions 32 of photoresist under clear regions 20 of the mask are fully removed and the thin regions 34 of photoresist under half-tone regions 24 of the mask receive only half of the light necessary to expose the whole film and hence about half the photoresist thickness will remain in this region after development.

As shown in Figure 2(c), the next step is to etch both the metal 8 and amorphous silicon 6 layers through the fully removed regions 32.

Next, as illustrated in Figure 2(d), the photoresist 10 is partially etched in an oxygen plasma. This removes the thin regions 34 of photoresist, while still leaving a thin layer of photoresist in the thick regions 30. The new photoresist pattern is then used to etch the metal layer 8 but not the amorphous silicon layer 6, and the photoresist is then removed leading to the pattern illustrated in Figure 2(e).

10

15

20

25

30

Figure 3 shows a plan view of an etched source-drain metal layer 8 and amorphous silicon layer 6 in a thin film transistor. It will be noted that the amorphous silicon layer 6 extends under the whole of the regions of the metal source and drain metalisation 8. In other words, the top pattern of the metal layer 8 lies wholly within the boundary of the amorphous silicon layer 6.

The most difficult aspect of this process is to reliably achieve multiple levels of photoresist with a controlled thickness. By using the silicon-rich silicon nitride as the half-tone mask layer, in accordance with the present invention, difficulties associated with diffraction pattern half-tone masks can be avoided. The feature size of the mask matches the size of the features to be patterned, and is not reduced as would be required for diffraction grating approaches. This in turn means that lack of uniformity in mask writing caused by small feature sizes is reduced by the larger feature sizes available using the present approach. Further, the approach avoids the sloping photoresist edges that are characteristic of features patterned with diffraction grating masks, and hence avoids the poor uniformity of feature size associated with such sloping photoresist edges.

The use of silicon rich silicon offers the further benefit that the precise properties of the silicon-rich silicon nitride layer 16 may be varied depending in particular on the wavelength of light emitted by the ultraviolet light source 30.

The silicon-rich silicon nitride may be deposited on the mask using plasma deposition, which makes it possible to deposit silicon nitride SiN_x with a fraction of nitrogen x in the layer varying from 0.001 to 1.4. As the amount of nitrogen increases the optical band gap of the material increases from 1.7eV to 6.0eV. In the invention, the absorption edge of the silicon nitride is controlled to control the amount of light transmitted through the silicon nitride. Typically, UV processing uses the g, h and i emission lines of mercury lights. Therefore, in this case the silicon nitride should have an absorption edge in the region of 400 to 500nm which corresponds to roughly 2.1 to 2.5eV.

Figure 4 shows the band gap of the deposited silicon rich silicon nitride as a function of the ammonia: silane ratio in the plasma deposition process. It

10

15

20

25

30

will be seen by varying this ratio, a variety of different band gaps may be obtained.

Figure 5 shows the effect of changing the optical band gap for a 60nm thick layer of silicon nitride. As may be seen, the optical transmission is a strong function of the band gap. Accordingly, by controlling the band gap it is a relatively straight forward problem to accurately control the transmission through the silicon nitride mask layer. Thus, by using silicon nitride obtaining an accurate optical transmission is relatively straightforward. Accordingly, the silicon rich silicon nitride layer 16 may preferably be manufactured to have a band gap in the range 2.15eV to 2.35eV to correspond to the wavelengths of widely used UV light sources 30, in particular the i-line, h-line or g-line of mercury lamps.

The approach of using silicon-rich silicon nitride has the further benefit that the thickness of the silicon nitride layer is not particularly critical. Figure 6 illustrates the optical transmission through different thicknesses of silicon nitride with an optical band gap of 2.3eV. As is clear from the figures, small variations in the thickness of the silicon nitride layer do not lead to wild variations in the transmission. Accordingly, it is possible to reliably obtain a mask layer of substantially uniform transmission across the whole area of the mask. The mask layer thickness may be, for example, in the range 40nm to 100nm.

It will be appreciated that the masks used in the manufacture of active matrix liquid crystal displays are large and so are inherently subject to variation in thickness of mask material across their width. Preferably, the variation in thickness of mask material is no more than 20%, further preferably 10%.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of masks and which may be used in addition to or instead of features described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or



any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further applications derived therefrom.

For example, although the example describes the use of a positive photoresist process, a similar approach may be used with negative photoresist.

Further, although the process has been described for use with an AMLCD structure, it is also of use in the manufacture of other structures, for example MEMS, particularly using a combination of metal, silicon, plastic and dielectric layers in a process involving photolithographic patterning. MEMS can have similar feature sizes to thin film devices.

10

5

Ĉ,

/IB2003/002939

5

10

15

25

30



CLAIMS

1. A mask (12), comprising:

a mask substrate (14);

- a half-tone layer (16) of half-tone mask material arranged in a pattern across the mask substrate; and
- a light-blocking layer (18) of light blocking material arranged in a pattern across the half-tone layer;

wherein the half-tone mask material (16) is silicon-rich silicon nitride SiN_x :H with x in the range 0 to 1.

- 2. A mask according to claim 1 wherein the silicon-rich silicon nitride layer (16) has a value of x in the range 0.2 to 0.6 and an optical band gap of from 2.1eV to 2.5eV.
- 3. A mask according to claim 1 or 2 wherein the silicon-rich silicon nitride layer (16) has a thickness of from 40nm to 100nm.
- 4. Use of a mask according to any preceding claim including exposing a layer of photoresist (10) by passing ultra-violet light through the mask (12) onto the layer of photoresist (10) to define fully removed regions (32) in which the photoresist is fully removed, thick regions (30) having a first thickness and thin regions (34) having a thickness less than the first thickness in the regions exposed through the half-tone regions.

5. A method of manufacture of a mask for use with an ultra-violet light source of predetermined wavelength, comprising:

providing a mask substrate (14);

depositing a layer (16) of silicon rich silicon nitride SiN_x :H with a nitrogen fraction x in the range 0 to 1 controlled to provide a predetermined band gap for partially absorbing ultra-violet light of the predetermined wavelength, and

/IB2003/002939

WO 2004/006016

5

10

15

20

25

30

11

depositing an ultra-violet blocking layer (18) on the mask substrate.

6. A method of manufacture of a thin film device including: depositing multiple layers (6, 8) on a substrate (2);

providing a mask (12) having a mask substrate (14); a half-tone layer (16) of half-tone mask material arranged in a pattern across the mask substrate; and a light blocking layer (18) arranged in a pattern across the half-tone layer (16); wherein the half-tone layer (16) is of silicon-rich silicon nitride SiN_x:H with x in the range 0 to 1;

depositing photoresist (10) on the multiple layers (6, 8) on the substrate (2);

passing ultra-violet light through the mask (12) onto the layer of photoresist (10) to pattern the photoresist (10) to define fully removed regions (32) in which the photoresist is fully removed, thick regions (30) having a first thickness and thin regions (34) having a thickness less than the first thickness in the regions exposed through the half-tone regions;

carrying out a first processing step on the fully removed regions (32); thinning the photoresist (10) to remove photoresist in the thin regions but not in the thick regions; and

carrying out a second processing step on the thin regions (34).

- 7. A method according to claim 6 wherein the step of thinning the photoresist (10) is carried out by an oxygen plasma etch.
- 8. A method according to claim 6 or 7 wherein the multiple layers deposited on the substrate include a silicon nitride layer (4), an amorphous silicon layer (6) deposited on the silicon nitride layer and a metal layer (8) deposited on the amorphous silicon layer:

the first processing step includes etching the metal layer (8) and the amorphous silicon layer (6); and

the second processing step includes etching the metal layer (8).





FIGURE 1



BEST AVAILABLE COPY








FIGURE 2(a)








FIGURE 2(d) BEST AVAILABLE COPY




FIGURE 2(e)




FIGURE 3




FIGURE 5




FIGURE 6

International			-
PCT/IB	2,939,	196	SA

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G03F1/14 G03F1/08

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\begin{array}{ll} \mbox{Minimum documentation searched (classification system followed by classification symbols)} \\ \mbox{IPC 7} & \mbox{G03F} \end{array}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/076622 A1 (ZHANG YOUPING ET AL) 20 June 2002 (2002-06-20) paragraphs '0007!,'0015!,'0038!,'0056!,'0058!	1-3
A	US 5 015 353 A (HUBLER GRAHAM K ET AL) 14 May 1991 (1991-05-14) column 1, line 58 -column 2, line 4	1
X	US 2002/053748 A1 (HASEGAWA NORIO ET AL) 9 May 2002 (2002-05-09) paragraphs '0005!-'0007!,'0047!,'0059!,'0060!; figures 3,1B -/	1

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
Special categories of cited documents: A* document defining the general state of the art which is not considered to be of particular relevance E* earlier document but published on or after the international filing date L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O* document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 18 December 2003	Date of mailing of the International search report 02/01/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Authorized officer Müller-Kirsch, L

International ation No PCT/IB O 2939

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim No.
Category °	Citation of document, with indication, where appropriate, of the relevant passages		Helevant to claim No.
Y	US 6 391 499 B1 (KIM JONG-WOO ET AL) 21 May 2002 (2002-05-21) column 1, line 5 - line 12; figures 6,7 column 2, line 38 - line 49 column 3, line 29 - line 39 column 3, line 66 -column 4, line 64		4-8
Y A	US 6 045 954 A (CHEN H L ET AL) 4 April 2000 (2000-04-04) column 1, line 9 -column 2, line 37; figures 1-6 column 2, line 12 - line 16	;	4-8
Y A	US 5 907 393 A (IWAMATSU TAKAYUKI ET AL) 25 May 1999 (1999-05-25) column 1, line 47 - line 58; figures 2,11 column 13, line 42 -column 14, line 2 column 2, line 5 - line 23		4-8
A	column 2, line 56 - line 67	,	1
A	PATENT ABSTRACTS OF JAPAN vol. 012, no. 224 (P-721), 25 June 1988 (1988-06-25) & JP 63 018351 A (HITACHI MICRO COMPUT ENG LTD;OTHERS: 01), 26 January 1988 (1988-01-26) abstract		1,4-6
A	US 4 863 755 A (HESS DENNIS W ET AL) 5 September 1989 (1989-09-05) column 1, line 16 - line 44		1
A	US 5 733 686 A (SHIMIZU HIDEO) 31 March 1998 (1998-03-31) column 4, line 65 - line 6		

INTERNATION SEARCH REPORT Information at each family members

International PCT/IB 2939

Patent document cited in search report	Publication date	Patent family member(s)	,	Publication date
US 2002076622 A	1 20-06-2002	AU 307260 EP 134410 WO 025061	7 A2	01-07-2002 17-09-2003 27-06-2002
US 5015353 A	14-05-1991	NONE		
US 2002053748 A	1 09-05-2002	JP 200209907 TW 53521 US 200203469	.0 B	05-04-2002 01-06-2003 21-03-2002
US 6391499 B	1 21-05-2002	NONE		
US 6045954 A	04-04-2000	US 631956	8 B1	20-11-2001
US 5907393 A	25-05-1999	JP 324748 JP 607535 JP 715998 JP 325378 JP 710445 JP 322267 JP 723954 US 56291	59 A 31 A 33 B2 57 A 78 B2 46 A L5 A	15-01-2002 18-03-1994 23-06-1995 04-02-2002 21-04-1995 29-10-2001 12-09-1995 13-05-1997 17-03-1998
JP 63018351 A	26-01-1988	NONE		
US 4863755 A	05-09-1989	NONE		
US 5733686 A	31-03-1998	JP 707779	94 A	20-03-1995